We study in this paper the problem of jumper insertion on general routing (Steiner/spanning) trees with obstacles for antenna avoidance/fixing at the routing and/or postlayout stages. We formulate the jumper insertion for antenna avoidance/fixing as a tree-cutting problem and present the first optimal algorithm for the general tree-cutting problem. We show that the tree-cutting problem exhibits the properties of optimal substructures and greedy choices. With these properties, we present an O((V + D) lg D)-time optimal jumper insertion algorithm that uses the least number of jumpers to avoid/fix the antenna violations on a Steiner/spanning tree with V vertices and D obstacles. Experimental results show the superior effectiveness and efficiency of our algorithm.
INTRODUCTION
As the process technology enters the nanometer era, product reliability and manufacturing yield have become major concerns in VLSI circuit design and manufacturing. The fine feature size of modern IC technologies is typically achieved by using plasma-based processes. In nanometer technology, more stringent process requirements cause some advanced high-density plasma reactors adopted in the production lines to achieve fine-line patterns [6] . However, these plasmabased processes will charge conducting components of a fabricated structure. As a result, the accumulated charges may affect the quality of IC's. This is called the antenna effect.
During metallization, long floating interconnects act as temporary capacitors and accumulate charges gained from the energy provided by fabrication steps such as plasma etching. A random discharge of the floating node due to subsequent process steps could permanently damage transistors in the IC [8, 11] . For instance, the exposed polysilicon and metal structures connected to a thin-oxide transistor will collect charge from the processing environment (e.g., reactive ion etching) and damage the transistor when the discharging current flows through the thin oxide. The mechanism of antenna damage is not fully understood, but there is experimental evidence indicating when charging occurs and how it may affect the quality of gate oxide [8, 11] . Charging occurs when conductor layers not covered by a shielding layer of oxide are directly exposed to plasma. The amount of such charging is proportional to this plasma-exposed area. If conductor layers are connected to a diffusion layer pattern, such charges are discharged to the substrate through the diffusion; see Figure 1 for an illustration. On the other hand, if the charged conductor layers are connected only to the gate oxide, Fowler-Nordheim (F-N) tunneling current through thin oxide discharges such charges and causes damage to the thin oxide [8] ; see Figures 1(b) and (c). As shown in Figure 1 , interconnects are manufactured layer by layer. Before a conducting path to the diffusion is formed in metal 2 layer pattern etching (see Figure 1(d) ), the interconnects in the poly and metal 1 layers might have accumulated so many charges that they cause damage on the gate in the left of Figure 1 (c). (Note that there will not be any antenna violation after a conducting path to the diffusion is formed.)
There are three kinds of solutions to reduce the antenna effect [1]:
1. Jumper insertion: Break the signal wires with antenna violations and route them to the highest layers by jumper insertion. This reduces the charge amount for violated wires during manufacturing.
2. Embedded protection diode: Add protection diodes on every input port of a standard cell.
3. Diode insertion after placement and routing: Fix those wires with antenna violations that have enough rooms for "under-the-wire" diode insertion.
Comparing the three methods, for Method 2 of embedded protection diode, since these diodes are embedded and fixed, they consume unnecessary areas when there is no violation at the connecting wire. For the third method, we need extra space in the chip to place the diodes. Because the number of diodes needed for fixing antenna violations grows dramatically as the feature shrinks, it is hard to preserve enough space for diodes in nanometer IC designs. As a result, jumper insertion becomes one of the most popular approaches for avoiding/fixing antenna violations. The function of jumper insertion can be explained using Figure 2. In Figure 2 (a), when the metal 1 layer is manufactured, the gate on the right might be damaged because the large area of the metal 1 interconnection can accumulate sufficient charges to damage the gate. However, if we insert a jumper to route the interconnect on the metal 2 layer as shown in Figure 2 (b), the effective conductor layer becomes smaller. Therefore, the stored charge is not enough to damage the gate on the right, and thus we can avoid the antenna violation.
Although jumper insertion is currently a very popular approach for antenna avoidance/fixing, jumpers induce vias that will consume silicon areas and reduce circuit performance. Therefore, it is desired to fix antenna violations by using the minimum number of jumpers. The problem of jumper insertion on a routing tree for antenna avoidance has attracted much attention in the literature recently. Ho, Chang, and Chen in [4] propose an O(V lg V )-time bottomup approach to insert jumpers in a spanning tree of V ver- tices for antenna avoidance. The work assumes that each tree node corresponds to a gate terminal and inserts jumpers only beside the tree nodes; its optimality holds only for this special condition of inserting jumpers right beside the nodes of a spanning tree. There are two recent works that consider more general cases for jumper insertion on a general routing tree (could be a spanning or Steiner tree). The recent work [9] relaxes the constraint of inserting jumpers only beside the tree nodes, for which jumpers can be inserted at an arbitrary position of a tree edge. The work achieves the same time complexity as [4] for the relaxed problem. As an example shown in Figure 3 , the wire segment is of 1.3Lmax long, where Lmax denotes the upper bound for antenna (i.e., any wire longer than Lmax will violate the antenna rule). For this wire segment, the work in [4] needs two jumpers to fix the antenna violation (see Figure 3 (a)) while a single jumper suffices for the work [9] to fix the violation (see Figure 3(b) ). Another recent work [12] by Wu, Hu, and Mahapatra extends the work [4] to handle either a spanning or a Steiner tree. With the implementation scheme proposed by Kundu and Misra [7] , the work [12] can achieve linear-time complexity for jumper insertion in a Steiner/spanning tree for antenna avoidance/fixing. To fix the antenna violation of a sink node (a gate terminal in this paper), the work first removes all subtrees around the node that violate the antenna rules. After all such subtrees are removed, if the sink still violates the antenna rule, the work will continually remove the heaviest branch from the sink until the antenna rules are satisfied. This approach is optimal only for sink nodes alone. For the case with two adjacent sink nodes, their method might not be optimal. As the routing-tree example shown in Figure 4 (a), u1 and u2 are two sink nodes, the number beside each edge denotes the antenna charge weight (measured by the wire length, the wire area, and/or the wire perimeter), and the maximum antenna weight that a sink node can bear is assumed to be 10. For the work in [12] , since we cannot partition the tree into any subtree with the total weight equal to 10, we will cut the heaviest edge near the sink node until the antenna rule is satisfied on u1 and u2. Thus, the edge e(u1, u2) = 10 will be removed first, and the work will insert four jumpers c1, c2, c3, and c4 as shown in Figure 4(b) . Nevertheless, for this case, three jumpers suffice to solve the antenna violations; see the jumpers c1, c2, and c3 shown in Figure 4 (c). For a jumper insertion algorithm to be practical, we shall work on general routing (Steiner or spanning) trees in which a tree node represents a gate terminal and a Steiner node represents a routing junction. We shall also allow a jumper to be inserted at an arbitrary position of a tree edge. Since jumper insertion routes a signal wire to the top-most layer, we must further consider the routing with obstacles in the active layers-the layers from the current routing layer up to the top-most layer; typical obstacles include power/ground nets, pre-routed nets, clock nets, etc. A jumper insertion algorithm that does not work on Steiner trees, allow arbitrary jumper insertion position, or consider routing obstacles cannot be practical for real applications.
In this paper, we consider the general case of inserting jumpers at arbitrary positions of tree edges with obstacles for antenna avoidance/fixing. (See Table 1 for the features considered by the recent jumper insertion algorithms.) We formulate the general jumper insertion for antenna avoidance (applicable at the routing stage) and/or fixing (applicable at the post-layout stage) with obstacles as a tree-cutting problem on a Stenier/spanning tree and present the first optimal algorithm for the general tree-cutting problem. We show that the tree-cutting problem exhibits the properties of optimal substructures and greedy choices. With these properties, a greedy algorithm suffices to find an optimal solution [3] . Based on the theory, we present an O((V +D) lg D)-time optimal jumper insertion algorithm that uses the minimum number of jumpers to fix the antenna violations in a Steiner/spanning tree with V vertices and D obstacles. Experimental results show that our algorithm is very efficient and effective. [4] [ The remainder of this paper is organized as follows. Section 2 formulates the problem of jumper insertion on a routing (Steiner or spanning) tree with obstacles for antenna avoidance/fixing. Section 3 presents an optimal algorithm for the proposed problem. Section 4 proves the optimality of the algorithm. Section 5 reports the experimental results. Finally, the conclusions are given in Section 6.
PROBLEM DEFINITION
To avoid/fix the antenna violation, we require that the total effective conductor connecting to a gate be less than or equal to a threshold, Lmax. The threshold could be the wire length limit, the wire area limit, the wire perimeter limit, the ratio of antenna strength (length, area, perimeter, etc) to the gate size, or any model of the strength of antenna effect caused by conductors. For example, for wire area, we can simply compute the product of the wire length and the wire width (size); for the antenna-strength-to-gate-size ratio, we can simply model the antenna strength divided by the gate size as the edge weight. It will be clear later that the modeling of the antenna-strength-to-gate-size ratio is still feasible for uniform gate sizes since our approach processes gate by gate for the antenna avoidance/fixing. Typically, a net is modelled as a routing tree, where a node in the tree denotes a circuit terminal/junction (a gate, a diffusion, or a junction of interconnects) and an edge denotes the interconnection between two circuit terminals or junctions. Since the interconnection connecting to a diffusion terminal will not cause any antenna violation, as explained in Section 1, we shall focus on those connecting to gate terminals.
Let T = (V = VG ∪ VN , E) be a Steiner tree. The set VG of nodes represents all gate terminals, the set VN of nodes represents all Steiner points, the set E of edges denotes the wires connecting the circuit terminals or junctions, and an edge weight gives the measure of the wires with the same unit as Lmax. Note that a Steiner point denotes a wire junction, which cannot help discharge the wire. For example, if Lmax is a wire length limit, an edge weight denotes the wire length between two circuit terminals/junctions. If Lmax is a wire area limit, the edge weight denotes the wire area. A gate will violate the antenna rule if the effective conductor incident on the gate (i.e., the effective weight-the sum of the weights of the edges incident on the corresponding node) is larger than Lmax. To reduce the antenna effects on a gate, we can apply the technique illustrated in Figure 2 by adding a jumper on a wire connecting to the gate to reduce the effective conductor. This operation is modelled as adding a cutting node on the tree edge corresponding to the wire to reduce the effective edge weight associated with the gate node. As aforementioned, jumpers are implemented by vias which will consume silicon areas and reduce circuit performance. Therefore, it is desired to fix antenna violations by using the minimum number of jumpers. In other words, given a routing tree (V = VG ∪ VN , E) and an upper bound on the antenna Lmax, we intend to add the minimum number of cutting nodes so that the effective edge weight associated with each node is smaller than Lmax. Let p(u) denote node u's parent. Let L(u) denote the sum of the effective edge weights (wire lengths, wire areas, wire perimeter, strength ratio, etc) on node u. Let D be the set of obstacles in the active layers. (For simplicity, we focus our discussions on the rectangular obstacles. The jumper insertion algorithm to be presented in this paper readily applies to the problem with obstacles of arbitrary shapes, with additional procedures for obstacle identification.) The projection of the obstacles in D defines the forbidden regions for the edges and nodes of a routing tree for jumper insertion. Let F be the set of the forbidden regions. Given a node u (an edge or a tree segment e) of a routing tree, f (u) = 1 (f (e) = 1) if the node u (the edge/segment e) falls inside the forbidden regions (u ∈ F ); f (u) = 0 (f (e) = 0), otherwise. With the definitions above, we can formulate the addressed problem as follows:
• Problem JIROA (Jumper Insertion on a Routing tree with Obstacles for Antenna avoidance/fixing): Given a routing tree T = (V = VG ∪ VN , E), an upper bound Lmax, and a set D of rectangular obstacles, find the minimum set C of cutting nodes, c = u for any c ∈ C
Note that the routing tree in this formulation represents a net in any layout design stage, e.g., a net to be globally routed, a net after detailed routing (in the post-layout stage). Therefore, the JIROA problem is applicable to the antenna estimation in the global/detailed routing stage and the antenna violation fixing in the post-layout stage.
ALGORITHM FOR FINDING THE MINIMUM |C|
For the JIROA problem, we present in this section an O((V +D) lg D)-time optimal algorithm, named BUJIO (Bottom Up Jumper Insertion with Obstacles), for finding the minimum cutting set C for a given routing (Steiner or spanning) tree T = (V, E) with V nodes and D obstacles. (Note that we use V to denote the set or the number of nodes in a routing tree, which is common in the community of computer science; its meaning is clear from the context.) Algorithm BUJIO is summarized in Figure 5 . Let l(e) (or l(u, v)) be the weight (could be the wire length, wire area, wire perimeter, strength ratio, etc) ) of the edge e = (u, v) in T . In the BUJIO algorithm, we add the cutting nodes into the original tree in a bottom-up manner. We first define a subleaf node and an optimal replacement function r(u, v) (see Figure 6 for an illustration) as follows: 
for each subleaf node up ∈ T Let u1, u2, . . . , u k denote all children nodes of up;
if up and all of its children are in VN 19 
node on edge e(u, v). In other words, c is just beside the forbidden region covering node v.
We derive the BUJIO algorithm based on the following four steps:
• Step 1 (line 1 of Algorithm BUJIO): Sort the obstacles in D by the x-axes and then the y-axes.
With this process, we can determine f (u) and f (e) in O(lg D) time.
• Step 2 (lines 2-4 of Algorithm BUJIO): Compute the weight of every node. If a tree node u ∈ V is in a forbidden region, some segments of the edges incident on u could also be in the forbidden region. Therefore, we cannot insert jumpers on these segments, and charges induced from these segments cannot be removed. Let the weight w(u) = f (e)=1∧e incident on u l(e). Obviously, if w(u) > Lmax for some node u, the accumulated charges on u are over the upper bound that u can tolerate. For this case, we cannot prevent node u from antenna violation by jumper insertion alone. Otherwise, we can always find an optimal solution for jumper insertion. For the feasible case of a set of edges incident on a node u, we can reduce the problem with obstacles into the case without any obstacle by contracting the tree segments e1, e2, . . . , e k inside the obstacles to node u and assigning w(u) = k i=1 l(ei). See Figure 7 for an illustration. After this processing, we can insert jumpers just as the case without any obstacles. 
•
Step 3 (lines 6-15 of BUJIO): Handle every leaf node.
In this step, our main goal is to prevent every leaf node from antenna violation. Obviously, if we have dealt with a leaf node, we need not consider it any more. Therefore, line 7 of the BUJIO algorithm marks these nodes to make sure that every leaf node is processed only once. If l(u, p(u)) + w(u) ≤ Lmax, the leaf node u satisfies the antenna rule. Thus, we need not insert any cutting nodes. If u ∈ VN , since u is not a gate terminal, we need not insert any cutting node, either.
However, if l(u, p(u)) + w(u) > Lmax and u ∈ VG, we must insert at least one cutting node to satisfy that L(u) ≤ Lmax. We claim that l(u, c) = Lmax − w(u) (and thus l(c, p(u)) = l(u, p(u)) − Lmax + w(u))
gives the best position for inserting the cutting node; see Figure 8 (a) for an illustration. However, if f (c) = 1, we must find a position not in F . We claim that c1 = r(u, c) is the optimal substitute; see Figure 8 (b) for an illustration. After adding jumper c or c1 into C, we cut edge e(u, c) or e(u, c1) from the tree T (lines 6-15 in BUJIO).
• Step 4 (lines 16-24 of BUJIO): Process every subleaf node.
In this step, our main goal is to prevent every subleaf node from antenna violation. Moreover, we delete some nodes and edges to make each subleaf node a leaf node. (Note that as the edges are chopped off in tree cutting, the leaf nodes of the remaining tree might be Steiner or cutting nodes, which may not always correspond to gate terminals.) First of all, if up and all its children are in VN , any of them needs not satisfy the antenna rule. Therefore, we just combine up and its children into a new leaf node and modify u, p(u)). (b) c 1 is the optimal substitute of c, where c 1 = r(u, c) is just beside the forbidden region.
its weight as w(up) + totallen (see lines 18-20 in Algorithm BUJIO). Then we classify the subleaf nodes into two cases by the sum of the weights between the node and its children and the weights of its children. Let up be a subleaf node and ui, ∀1 ≤ i ≤ k, be its
We use the EqualLess subroutine to deal with this case. If up and its children form an isolated component, they must satisfy the antenna rule, and thus we are done with the subroutine. If totallen+w(up)+l (up, p(up) ) ≤ Lmax, up will not violate the antenna rule. If up ∈ VN , it must be a Steiner node and all the edges between up and its children contributes to its weight. Thus we simply combine up and its children into a new leaf node and modify its weight as w(up)+totallen (see lines 4-5 in Subroutine EqualLess). Moreover, if up or any of its children is in VG, it means that the new leaf node up satisfies the antenna rule and thus we add up into VG. Otherwise, we let up be its original type. If totallen + w(up) + l(up, p(up)) > Lmax, we must add at least one cutting node c to prevent up from antenna violation. We claim that l(c, up) + w(up) + totallen = Lmax gives the best position for inserting the cutting node; see Figure 9 (a). If f (c) = 1, however, we must find a position not in F . We claim that c1 = r(up, c) is the optimal substitute; see Figure 9 (b) for an illustration. Therefore, we add c or c1 into C, and cut up and all its children from the original tree T (lines 10-17 in EqualLess).
Case 2: totallen + w(up) > Lmax
For this case, we apply the More subroutine. We first introduce the set S = ∪ k i=1 {l(e(ui, up)) + w(ui)} from the subleaf node up and its k children. Then, we apply the linear-time algorithm SPLIT presented in [7] to split the set S into two disjoint subsets, S h and S l , where S h is the higher subset, and S l is the lower subset. (To make this paper self-contained, we also give the SPLIT algorithm in Figure 12 .) The two subsets have three important properties: (1) for any a ∈ S l and any b ∈ S h , we have a ≤ b; (2) s∈S l s ≤ Lmax; (3) for any b ∈ S h , we have s∈S l s + b > Lmax. And the SPLIT algorithm will return the S h subset. We claim that ci on edge e(ui, up) with l(ci, up) = 0 (and thus l(ci, ui) = l(up, ui)) and l(e(ui, up))+w(ui) ∈ S h , ∀1 ≤ i ≤ |S h | gives the best positions for inserting the cutting nodes; see Figure 9 (c). Therefore, we add c1, . . . , c |S h | into C, and cut ui, . . . , u |S h | from the original tree T (lines 1-5 in More). Moreover, we call subroutine EqualLess to further reduce up into a new leaf node (line 6 in More). When |VG| = 0, Algorithm BUJIO terminates and C gives a cutting set of the minimum size.
PROOF OF THE OPTIMALITY OF |C|
Algorithm BUJIO is greedy in nature. To prove that Algorithm BUJIO finds the optimal cutting set (of the minimum size), therefore, we can show that the JIROA problem exhibits optimal substructure and has the greedy-choice property [3] . A problem exhibits optimal substructure if an optimal solution to the problem contains within it optimal solutions to the subproblems; a problem has the greedy-choice property if a globally optimal solution can be arrived at by making a locally optimal (greedy) choice [3] . Due to the page limit, we only show the theoretical results and omit the proofs. Theorem 1. The JIROA problem exhibits an optimal substructure. Now we show that the JIROA problem has the greedychoice property, and Algorithm BUJIO finds the best solution in each step. First, we show that Algorithm BUJIO has the greedy choice property among all leaf nodes. Then, we show that BUJIO has greedy choice property among all subleaf nodes.
Lemma 1. Lines 6-15 of Algorithm BUJIO finds the best cutting set of the minimum size so that every leaf node u ∈ VG satisfies the antenna rule (i.e., L(u) ≤ Lmax, ∀ leaf nodes u ∈ VG).
We proceed to show that lines 16-21 in BUJIO finds the best cutting set of the minimum size for each subleaf node up. In this step, we classify the subleaf nodes into two cases based on the sum of the weights between up and its children ui and ui's weight records w(ui):
Therefore, we show that each case is with the greedy-choice property, and we find the best cutting set for each case.
Lemma 2. Subroutine EqualLess finds the best cutting set of the minimum size so that every subleaf node up ∈ VG Subroutine: EqualLess(T , C, up, totallen)
if up or any of its children is in VG 7 VN ← VN \ {up}; 8 VG ← VG ∪ {up} and mark up as unprocessed; 9
Let c be the node on e(up, p(up)) with l(c, up) 
Let ci be the nodes between up and ui
EqualLess(T, C, up, totallen − minuslen); 
EXPERIMENTAL RESULTS
We implemented the BUJIO algorithm in the C++ language on a 2.4 GHz Intel Pentium PC with 256 MB memory under the Windows XP operating system. Since no previous work in the literature considers jumper insertion on a routing tree with obstacles, we extended the ISPD-05 work by Wu et al. [12] , the DAC-05 work [9] by Su and Chang, and the ISPD-04 work [4] jumpers. If the position for jumper insertion is in a forbidden region (an obstacle), we use the same optimal substitute presented in this paper to insert the jumper. We call the extended work as ISPD-05e, DAC-05e, and ISPD-04e, respectively. Moreover, since our BUJIO and the ISPD-05 algorithms are designed for Steiner trees while the DAC-05 and the ISPD-04 ones are for minimum spanning trees, we generated two sets of different trees based on the same gate terminals and tested the algorithms on the corresponding trees.
To conduct the experiment, we first generated gate terminals on grid planes of the dimension 10 4 µm × 10 4 µm and randomly placed rectangular obstacles of various sizes on the planes. Then we constructed minimal Steiner trees and minimum spanning trees based on the gate terminals.
Two experiments on the effects of varying Lmax and varying node quantity were conducted. To focus on the evaluation of the existing algorithms, without loss of generality, we assume that the antenna bound Lmax is measured by wire length. Table 2 shows the number of jumpers required for fixing all antenna violations for a routing tree with 10000 nodes and 500 obstacles by changing Lmax from 220 µm to 320 µm. Column 1 gives the Lmax value, and Columns 2, 3, 5, and 7 list the numbers of jumpers required (#J) for fixing the antenna violations for each Lmax for the BUJIO, the ISPO-05e, the DAC-05e, and the ISPD-04e algorithms, respectively. Columns 4, 6, and 8 give the percentages of additional jumpers required (More) for the respective ISPD-05e, the DAC-05e, and the ISPD-04e algorithms over BUJIO to fix all antenna violations, i.e., More = (#Jumpers of the algorithm − #Jumpers of BUJIO)/ #Jumpers of BUJIO.
It is not surprising that BUJIO requires fewer jumpers than the ISPD-05e algorithm. However, their difference is not very significant for this set of test cases. The reason is that the ISPD-05e algorithm behaves very similarly to BU-JIO for this set of test cases. Only when the gate terminals are adjacent to each other, the ISPO-05e algorithm adds more jumpers than BUJIO, as the case shown in Section 1. The case is rare for random designs, and thus the numbers of jumpers required for the two algorithms are close. Even though the results of the two algorithms are close, nevertheless, the BUJIO algorithm can always find the optimal solution while the ISPD-05e cannot; this optimality significantly differentiates our BUJIO algorithm from the previous work. We shall show that BUJIO can significantly outperform the ISPD-05e one for some non-random designs.
It is obvious that BUJIO may need much fewer jumpers than the DAC-05e and the ISPD-04e algorithms. The reduction comes from two parts: (1) BUJIO works on Steiner trees while the DAC-05e and the ISPD-04e algorithms work on minimum spanning trees. A minimal Steiner tree intrinsically has smaller wirelength and thus needs fewer jumpers to fix the antenna violations than those of a minimum spanning tree. (2) More importantly, BUJIO is much more effective than the DAC-05e and the ISPD-04e algorithms. As shown in Table 2 , the improvements range from 17% to 57%, much more than the 10% wirelenth difference between the Steiner tree (728568 unit long) and the spanning tree (801302 unit long). The previous experiment shows that the ISPD-05e algorithm can achieve comparable performance to our BUJIO. In order to test the robustness of the ISPD-05e algorithm (and the DAC-05e and ISPD-04e ones), we constructed a set of test cases based on that shown in Figure 4 . We first generated a test case of 5000 nodes as usual. After a Steiner tree and a minimum spanning tree have been constructed, we selected some gate terminals at the same position in both trees and modified the selected nodes in the same way. Let node u in Figure 13 (a) be a selected node. We added a subtree rooted at node u as shown in Figure 13(b) . The subtree has similar topology as that of the routing tree shown in Figure 4 . It is clear that BUJIO needs only 4 jumpers for the subtree as shown in Figure 13 (c) while the ISPD-05e algorithm needs 5 jumpers as illustrated in Figure 13 (d) to fix the antenna violations. We generated the test cases based on this expansion method.
For the experiments shown in Table 3 , we constructed a corresponding test case for each Lmax value based on the previously mentioned expansion method. The experimental results show that BUJIO can outperform the ISPD-05e algorithm by an average improvement of about 27%. The results reveal that the ISPD-05e algorithm is not effective for such test cases. Similar results can be observed from the experiments shown in Table 4 , for which we constructed a corresponding test case for each given number of gate terminals (number of nodes) based on the aforementioned expansion method.
Moreover, the DAC-05e algorithm also outperforms the ISPD-05e one for the two sets of test cases. The reasons are two-fold: (1) The minimum spanning tree and Steiner tree are the same for the appended subtrees, and (2) the DAC05e algorithm adds only 4 jumpers on each subtree while the The empirical running time for the four methods are close to linear. In particular, BUJIO requires only 1.74 sec to find an optimal solution for a routing tree of 0.1 million nodes, with Lmax = 200µm and 500 obstacles on each plane (while the ISPD-05e, DAC-05e, and ISPD-04e algorithms need 1.74 sec, 1.53 sec, and 1.53 sec, respectively). Therefore, BUJIO can handle a test case of a very huge number of nodes in very short running time.
CONCLUSION
We have presented an O((V +D) lg D)-time optimal jumper insertion algorithms for avoiding/fixing antenna violations on a Steiner/spanning tree of V nodes with D obstacles. It is the first optimal algorithm for the general tree-cutting problem. Empirical results have shown that our algorithms approach linear and obtain solutions of very high quality. Our work can be applied to any Steiner/spanning trees (could be a net to be globally routed or a net after detailed routing) and thus readily be incorporated into a global router for antenna effect avoidance or a post-layout optimizer for antenna violation fixing. Future work lies in the integration of jumper and diode insertion for antenna violation avoidance/fixing. 
